summaryrefslogtreecommitdiff
path: root/src/soc/rockchip/rk3399/timer.c
blob: be5f20f7c266660e9858619d1fa2a57658ecd078 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
/*
 * This file is part of the coreboot project.
 *
 * Copyright 2016 Rockchip Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <device/mmio.h>
#include <delay.h>
#include <soc/timer.h>
#include <stdint.h>
#include <timer.h>

static uint64_t timer_raw_value(void)
{
	uint64_t value0;
	uint64_t value1;

	value0 = (uint64_t)read32(&timer0_ptr->timer_cur_value0);
	value1 = (uint64_t)read32(&timer0_ptr->timer_cur_value1);

	return value0 | value1<<32;
}

void timer_monotonic_get(struct mono_time *mt)
{
	mono_time_set_usecs(mt, timer_raw_value() / clocks_per_usec);
}

void init_timer(void)
{
	write32(&timer0_ptr->timer_load_count0, TIMER_LOAD_VAL);
	write32(&timer0_ptr->timer_load_count1, TIMER_LOAD_VAL);
	write32(&timer0_ptr->timer_load_count2, 0);
	write32(&timer0_ptr->timer_load_count3, 0);
	write32(&timer0_ptr->timer_ctrl_reg, 1);
}