1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
/*
* This file is part of the coreboot project.
*
* Copyright 2016 Rockchip Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <arch/cache.h>
#include <arch/mmu.h>
#include <device/mmio.h>
#include <console/console.h>
#include <device/device.h>
#include <delay.h>
#include <edid.h>
#include <gpio.h>
#include <stdlib.h>
#include <stddef.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
#include <soc/display.h>
#include <soc/edp.h>
#include <soc/gpio.h>
#include <soc/grf.h>
#include <soc/mmu_operations.h>
#include <soc/mipi.h>
#include <soc/soc.h>
#include <soc/vop.h>
#include "chip.h"
static void reset_edp(void)
{
/* rst edp */
write32(&cru_ptr->softrst_con[17],
RK_SETBITS(1 << 12 | 1 << 13));
udelay(1);
write32(&cru_ptr->softrst_con[17],
RK_CLRBITS(1 << 12 | 1 << 13));
printk(BIOS_WARNING, "Retrying EDP initialization.\n");
}
void rk_display_init(struct device *dev)
{
struct edid edid;
struct soc_rockchip_rk3399_config *conf = dev->chip_info;
enum vop_modes detected_mode = VOP_MODE_UNKNOWN;
const struct mipi_panel_data *panel_data = NULL;
int retry_count_init = 0;
int retry_count_edp_prepare = 0;
/* let's use vop0 in rk3399 */
uint32_t vop_id = 0;
switch (conf->vop_mode) {
case VOP_MODE_NONE:
return;
case VOP_MODE_EDP:
printk(BIOS_DEBUG, "Attempting to set up EDP display.\n");
rkclk_configure_vop_aclk(vop_id, 200 * MHz);
rkclk_configure_edp(25 * MHz);
/* select edp signal from vop0 */
write32(&rk3399_grf->soc_con20, RK_CLRBITS(1 << 5));
/* select edp clk from SoC internal 24M crystal, otherwise,
* it will source from edp's 24M clock (that depends on
* edp vendor, could be unstable)
*/
write32(&rk3399_grf->soc_con25, RK_SETBITS(1 << 11));
retry_edp:
/* Reset in case code jumped here. */
retry_count_init = 0;
while (retry_count_init++ < 3) {
rk_edp_init();
if (rk_edp_get_edid(&edid) == 0) {
detected_mode = VOP_MODE_EDP;
break;
}
if (retry_count_init == 3) {
printk(BIOS_WARNING,
"Warning: EDP initialization failed.\n");
return;
} else {
reset_edp();
}
}
break;
case VOP_MODE_MIPI:
printk(BIOS_DEBUG, "Attempting to setup MIPI display.\n");
rkclk_configure_mipi();
rkclk_configure_vop_aclk(vop_id, 200 * MHz);
/*
* disable tx0 turnrequest, turndisable,
* forcetxstop, forcerxmode
*/
write32(&rk3399_grf->soc_con22, RK_CLRBITS(0xffff));
/* disable tx1 turndisable, forcetxstop, forcerxmode */
write32(&rk3399_grf->soc_con23, RK_CLRBITS(0xfff0));
/*
* enable dphy_tx1rx1_masterslavez,
* clear dphy_tx1rx1_enableclk,
* clear dphy_tx1rx1_basedir,
* disable tx1 turnrequest
*/
write32(&rk3399_grf->soc_con24,
RK_CLRSETBITS(1 << 7 | 1 << 6 | 1 << 5 | 0xf,
1 << 7 | 0 << 6 | 0 << 5 | 0 << 0));
/* dphy_tx1rx1_enable */
write32(&rk3399_grf->soc_con23, RK_SETBITS(0xf));
/* select mipi-dsi0 and mipi-dsi1 signal from vop0 */
write32(&rk3399_grf->soc_con20,
RK_CLRBITS((1 << 0) | (1 << 4)));
panel_data = mainboard_get_mipi_mode(&edid.mode);
if (panel_data) {
if (panel_data->mipi_num > 1)
detected_mode = VOP_MODE_DUAL_MIPI;
else
detected_mode = VOP_MODE_MIPI;
} else {
printk(BIOS_WARNING, "Can not get mipi panel data\n");
return;
}
break;
default:
printk(BIOS_WARNING, "Unsupported vop_mode, aborting.\n");
return;
}
if (rkclk_configure_vop_dclk(vop_id,
edid.mode.pixel_clock * KHz)) {
printk(BIOS_WARNING, "config vop err\n");
return;
}
edid_set_framebuffer_bits_per_pixel(&edid,
conf->framebuffer_bits_per_pixel, 0);
rkvop_mode_set(vop_id, &edid, detected_mode);
rkvop_prepare(vop_id, &edid);
switch (detected_mode) {
case VOP_MODE_MIPI:
case VOP_MODE_DUAL_MIPI:
rk_mipi_prepare(&edid, panel_data);
break;
case VOP_MODE_EDP:
/* will enable edp in depthcharge */
if (rk_edp_prepare()) {
if (retry_count_edp_prepare++ < 3) {
reset_edp();
/* Rerun entire init sequence */
goto retry_edp;
}
printk(BIOS_ERR, "EDP preparation failed.");
return;
}
break;
default:
break;
}
mainboard_power_on_backlight();
set_vbe_mode_info_valid(&edid, (uintptr_t)0);
return;
}
|
