1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
|
/*
* This file is part of the coreboot project.
*
* Copyright 2014 Rockchip Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc.
*/
#include <arch/io.h>
#include <console/console.h>
#include <delay.h>
#include <stdlib.h>
#include <string.h>
#include <stddef.h>
#include <soc/addressmap.h>
#include <soc/clock.h>
#include <soc/edp.h>
#include <soc/vop.h>
#include "chip.h"
static struct rk3288_vop_regs * const vop_regs[] = {
(struct rk3288_vop_regs *)VOP_BIG_BASE,
(struct rk3288_vop_regs *)VOP_LIT_BASE
};
void rkvop_enable(u32 vop_id, u32 fbbase, const struct edid *edid)
{
u32 lb_mode;
u32 rgb_mode;
u32 hactive = edid->ha;
u32 vactive = edid->va;
u32 hsync_len = edid->hspw;
u32 hback_porch = edid->hbl - edid->hso - edid->hspw;
u32 vsync_len = edid->vspw;
u32 vback_porch = edid->vbl - edid->vso - edid->vspw;
u32 xpos = 0, ypos = 0;
struct rk3288_vop_regs *preg = vop_regs[vop_id];
write32(&preg->win0_act_info,
V_ACT_WIDTH(hactive - 1) | V_ACT_HEIGHT(vactive - 1));
write32(&preg->win0_dsp_st, V_DSP_XST(xpos + hsync_len + hback_porch) |
V_DSP_YST(ypos + vsync_len + vback_porch));
write32(&preg->win0_dsp_info, V_DSP_WIDTH(hactive - 1) |
V_DSP_HEIGHT(vactive - 1));
clrsetbits_le32(&preg->win0_color_key, M_WIN0_KEY_EN | M_WIN0_KEY_COLOR,
V_WIN0_KEY_EN(0) |
V_WIN0_KEY_COLOR(0));
switch (edid->framebuffer_bits_per_pixel) {
case 16:
rgb_mode = RGB565;
write32(&preg->win0_vir, V_RGB565_VIRWIDTH(hactive));
break;
case 24:
rgb_mode = RGB888;
write32(&preg->win0_vir, V_RGB888_VIRWIDTH(hactive));
break;
case 32:
default:
rgb_mode = ARGB8888;
write32(&preg->win0_vir, V_ARGB888_VIRWIDTH(hactive));
break;
}
if (hactive > 2560)
lb_mode = LB_RGB_3840X2;
else if (hactive > 1920)
lb_mode = LB_RGB_2560X4;
else if (hactive > 1280)
lb_mode = LB_RGB_1920X5;
else
lb_mode = LB_RGB_1280X8;
clrsetbits_le32(&preg->win0_ctrl0,
M_WIN0_LB_MODE | M_WIN0_DATA_FMT | M_WIN0_EN,
V_WIN0_LB_MODE(lb_mode) |
V_WIN0_DATA_FMT(rgb_mode) | V_WIN0_EN(1));
write32(&preg->win0_yrgb_mst, fbbase);
write32(&preg->reg_cfg_done, 0x01); /* enable reg config */
}
void rkvop_mode_set(u32 vop_id, const struct edid *edid, u32 mode)
{
u32 hactive = edid->ha;
u32 vactive = edid->va;
u32 hfront_porch = edid->hso;
u32 hsync_len = edid->hspw;
u32 hback_porch = edid->hbl - edid->hso - edid->hspw;
u32 vfront_porch = edid->vso;
u32 vsync_len = edid->vspw;
u32 vback_porch = edid->vbl - edid->vso - edid->vspw;
struct rk3288_vop_regs *preg = vop_regs[vop_id];
switch (mode) {
case HDMI_MODE:
clrsetbits_le32(&preg->sys_ctrl,
M_ALL_OUT_EN, V_HDMI_OUT_EN(1));
break;
case EDP_MODE:
default:
clrsetbits_le32(&preg->sys_ctrl,
M_ALL_OUT_EN, V_EDP_OUT_EN(1));
break;
}
clrsetbits_le32(&preg->dsp_ctrl0,
M_DSP_OUT_MODE | M_DSP_VSYNC_POL | M_DSP_HSYNC_POL,
V_DSP_OUT_MODE(15) |
V_DSP_HSYNC_POL(!!edid->phsync) |
V_DSP_VSYNC_POL(!!edid->pvsync));
write32(&preg->dsp_htotal_hs_end, V_HSYNC(hsync_len) |
V_HORPRD(hsync_len + hback_porch + hactive + hfront_porch));
write32(&preg->dsp_hact_st_end,
V_HEAP(hsync_len + hback_porch + hactive) |
V_HASP(hsync_len + hback_porch));
write32(&preg->dsp_vtotal_vs_end, V_VSYNC(vsync_len) |
V_VERPRD(vsync_len + vback_porch + vactive + vfront_porch));
write32(&preg->dsp_vact_st_end,
V_VAEP(vsync_len + vback_porch + vactive) |
V_VASP(vsync_len + vback_porch));
write32(&preg->post_dsp_hact_info,
V_HEAP(hsync_len + hback_porch + hactive) |
V_HASP(hsync_len + hback_porch));
write32(&preg->post_dsp_vact_info,
V_VAEP(vsync_len + vback_porch + vactive) |
V_VASP(vsync_len + vback_porch));
write32(&preg->reg_cfg_done, 0x01); /* enable reg config */
}
|
