blob: 3cbbb2027d38a6cb76196d865dc5dba89e4e72b1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/*
* This file is part of the coreboot project.
*
* Copyright 2013 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __SOC_NVIDIA_TEGRA_PINGROUP_H__
#define __SOC_NVIDIA_TEGRA_PINGROUP_H__
#include <stdint.h>
void pingroup_set_config(int group_index, uint32_t config);
uint32_t pingroup_get_config(int group_index);
enum {
PINGROUP_HSM = 1 << 2,
PINGROUP_SCHMT = 1 << 3,
PINGROUP_LPMD_SHIFT = 4,
PINGROUP_LPMD_MASK = 3 << 4,
PINGROUP_DRVDN_SHIFT = 12,
PINGROUP_DRVDN_MASK = 0x7f << 12,
PINGROUP_DRVUP_SHIFT = 20,
PINGROUP_DRVUP_MASK = 0x7f << 20,
PINGROUP_SLWR_SHIFT = 28,
PINGROUP_SLWR_MASK = 0x3 << 28,
PINGROUP_SLWF_SHIFT = 30,
PINGROUP_SLWF_MASK = 0x3 << 30
};
#endif /* __SOC_NVIDIA_TEGRA_PINGROUP_H__ */
|
