1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <device/mmio.h>
#include <assert.h>
#include <gpio.h>
#include <soc/addressmap.h>
#include <soc/flash_controller_common.h>
#include <soc/spi.h>
struct mtk_spi_bus spi_bus[SPI_BUS_NUMBER] = {
{
.regs = (void *)SPI0_BASE,
.cs_gpio = GPIO(SPI0_CSB),
},
{
.regs = (void *)SPI1_BASE,
.cs_gpio = GPIO(SPI1_CSB),
},
{
.regs = (void *)SPI2_BASE,
.cs_gpio = GPIO(SCP_SPI2_CSB),
},
{
.regs = (void *)SPI3_BASE,
.cs_gpio = GPIO(CAM_RST1),
},
{
.regs = (void *)SPI4_BASE,
.cs_gpio = GPIO(EINT5),
},
{
.regs = (void *)SPI5_BASE,
.cs_gpio = GPIO(SPI5_CSB),
},
{
.regs = (void *)SPI6_BASE,
.cs_gpio = GPIO(EINT1),
},
{
.regs = (void *)SPI7_BASE,
.cs_gpio = GPIO(SDA0),
}
};
static const struct pad_func pad0_funcs[SPI_BUS_NUMBER][4] = {
{
PAD_FUNC_DOWN(SPI0_MI, SPI0_A_MI),
PAD_FUNC_GPIO(SPI0_CSB),
PAD_FUNC_DOWN(SPI0_MO, SPI0_A_MO),
PAD_FUNC_DOWN(SPI0_CLK, SPI0_A_CLK),
},
{
PAD_FUNC_DOWN(SPI1_MI, SPI1_A_MI),
PAD_FUNC_GPIO(SPI1_CSB),
PAD_FUNC_DOWN(SPI1_MO, SPI1_A_MO),
PAD_FUNC_DOWN(SPI1_CLK, SPI1_A_CLK),
},
{
PAD_FUNC_DOWN(SCP_SPI2_MI, SPI2_MI),
PAD_FUNC_GPIO(SCP_SPI2_CSB),
PAD_FUNC_DOWN(SCP_SPI2_MO, SPI2_MO),
PAD_FUNC_DOWN(SCP_SPI2_CK, SPI2_CLK),
},
{
PAD_FUNC_DOWN(CAM_RST2, SPI3_MI),
PAD_FUNC_GPIO(CAM_RST1),
PAD_FUNC_DOWN(CAM_PDN0, SPI3_MO),
PAD_FUNC_DOWN(CAM_RST0, SPI3_CLK),
},
{
PAD_FUNC_DOWN(EINT6, SPI4_A_MI),
PAD_FUNC_GPIO(EINT5),
PAD_FUNC_DOWN(EINT7, SPI4_A_MO),
PAD_FUNC_DOWN(EINT4, SPI4_A_CLK),
},
{
PAD_FUNC_DOWN(SPI5_MI, SPI5_A_MI),
PAD_FUNC_GPIO(SPI5_CSB),
PAD_FUNC_DOWN(SPI5_MO, SPI5_A_MO),
PAD_FUNC_DOWN(SPI5_CLK, SPI5_A_CLK),
},
{
PAD_FUNC_DOWN(EINT2, SPI6_MI),
PAD_FUNC_GPIO(EINT1),
PAD_FUNC_DOWN(EINT3, SPI6_MO),
PAD_FUNC_DOWN(EINT0, SPI6_CLK),
},
{
PAD_FUNC_DOWN(EINT16, SPI7_A_MI),
PAD_FUNC_GPIO(SDA0),
PAD_FUNC_DOWN(EINT17, SPI7_A_MO),
PAD_FUNC_DOWN(SCL0, SPI7_A_CLK),
}
};
void mtk_spi_set_gpio_pinmux(unsigned int bus, enum spi_pad_mask pad_select)
{
assert(bus < SPI_BUS_NUMBER);
assert(pad_select == SPI_PAD0_MASK);
const struct pad_func *ptr = NULL;
ptr = pad0_funcs[bus];
for (int i = 0; i < 4; i++)
gpio_set_mode(ptr[i].gpio, ptr[i].func);
}
static const struct spi_ctrlr spi_flash_ctrlr = {
.max_xfer_size = 65535,
.flash_probe = mtk_spi_flash_probe,
};
const struct spi_ctrlr_buses spi_ctrlr_bus_map[] = {
{
.ctrlr = &spi_ctrlr,
.bus_start = 0,
.bus_end = SPI_BUS_NUMBER - 1,
},
{
.ctrlr = &spi_flash_ctrlr,
.bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
.bus_end = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
},
};
const size_t spi_ctrlr_bus_map_count = ARRAY_SIZE(spi_ctrlr_bus_map);
|
