1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
/*
* This file is part of the coreboot project.
*
* Copyright 2018 MediaTek Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <arch/io.h>
#include <gpio.h>
enum {
EN_OFFSET = 0x60,
SEL_OFFSET = 0x80,
EH_RSEL_OFFSET = 0xF0,
};
static void gpio_set_pull_pupd(gpio_t gpio, enum pull_enable enable,
enum pull_select select)
{
void *reg = GPIO_TO_IOCFG_BASE(gpio.base) + gpio.offset;
int bit = gpio.bit;
if (enable == GPIO_PULL_ENABLE) {
if (select == GPIO_PULL_DOWN)
setbits_le32(reg, 1 << (bit + 2));
else
clrbits_le32(reg, 1 << (bit + 2));
}
if (enable == GPIO_PULL_ENABLE)
clrsetbits_le32(reg, 3 << bit, 1 << bit);
else
clrbits_le32(reg, 3 << bit);
}
static void gpio_set_pull_en_sel(gpio_t gpio, enum pull_enable enable,
enum pull_select select)
{
void *reg = GPIO_TO_IOCFG_BASE(gpio.base) + gpio.offset;
int bit = gpio.bit;
if (enable == GPIO_PULL_ENABLE) {
if (select == GPIO_PULL_DOWN)
clrbits_le32(reg + SEL_OFFSET, 1 << bit);
else
setbits_le32(reg + SEL_OFFSET, 1 << bit);
}
if (enable == GPIO_PULL_ENABLE)
setbits_le32(reg + EN_OFFSET, 1 << bit);
else
clrbits_le32(reg + EN_OFFSET, 1 << bit);
}
void gpio_set_pull(gpio_t gpio, enum pull_enable enable,
enum pull_select select)
{
if (gpio.flag)
gpio_set_pull_pupd(gpio, enable, select);
else
gpio_set_pull_en_sel(gpio, enable, select);
}
enum {
EH_VAL = 0x0,
RSEL_VAL = 0x3,
EH_MASK = 0x7,
RSEL_MASK = 0x3,
SCL0_EH = 19,
SCL0_RSEL = 15,
SDA0_EH = 9,
SDA0_RSEL = 5,
SCL1_EH = 22,
SCL1_RSEL = 17,
SDA1_EH = 12,
SDA1_RSEL = 7,
SCL2_EH = 24,
SCL2_RSEL = 20,
SDA2_EH = 14,
SDA2_RSEL = 10,
SCL3_EH = 12,
SCL3_RSEL = 10,
SDA3_EH = 7,
SDA3_RSEL = 5,
SCL4_EH = 27,
SCL4_RSEL = 22,
SDA4_EH = 17,
SDA4_RSEL = 12,
SCL5_EH = 20,
SCL5_RSEL = 18,
SDA5_EH = 15,
SDA5_RSEL = 13,
};
#define I2C_EH_RSL_MASK(name) \
(EH_MASK << name##_EH | RSEL_MASK << name##_RSEL)
#define I2C_EH_RSL_VAL(name) \
(EH_VAL << name##_EH | RSEL_VAL << name##_RSEL)
void gpio_set_i2c_eh_rsel(void)
{
clrsetbits_le32((void *)IOCFG_RB_BASE + EH_RSEL_OFFSET,
I2C_EH_RSL_MASK(SCL0) | I2C_EH_RSL_MASK(SDA0) |
I2C_EH_RSL_MASK(SCL1) | I2C_EH_RSL_MASK(SDA1),
I2C_EH_RSL_VAL(SCL0) | I2C_EH_RSL_VAL(SDA0) |
I2C_EH_RSL_VAL(SCL1) | I2C_EH_RSL_VAL(SDA1));
clrsetbits_le32((void *)IOCFG_RM_BASE + EH_RSEL_OFFSET,
I2C_EH_RSL_MASK(SCL2) | I2C_EH_RSL_MASK(SDA2) |
I2C_EH_RSL_MASK(SCL4) | I2C_EH_RSL_MASK(SDA4),
I2C_EH_RSL_VAL(SCL2) | I2C_EH_RSL_VAL(SDA2) |
I2C_EH_RSL_VAL(SCL4) | I2C_EH_RSL_VAL(SDA4));
clrsetbits_le32((void *)IOCFG_BL_BASE + EH_RSEL_OFFSET,
I2C_EH_RSL_MASK(SCL3) | I2C_EH_RSL_MASK(SDA3),
I2C_EH_RSL_VAL(SCL3) | I2C_EH_RSL_VAL(SDA3));
clrsetbits_le32((void *)IOCFG_LB_BASE + EH_RSEL_OFFSET,
I2C_EH_RSL_MASK(SCL5) | I2C_EH_RSL_MASK(SDA5),
I2C_EH_RSL_VAL(SCL5) | I2C_EH_RSL_VAL(SDA5));
}
|
