1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <arch/cache.h>
#include <delay.h>
#include <device/mmio.h>
#include <console/console.h>
#include <halt.h>
#include <soc/wdt.h>
#include <vendorcode/google/chromeos/chromeos.h>
__weak void mtk_wdt_clr_status(void) { /* do nothing */ }
__weak void mtk_wdt_set_req(void) { /* do nothing */ }
static inline void mtk_wdt_swreset(void)
{
/*
* We trigger a secondary reset by triggering WDT hardware to send the
* signal to EC.
* We do not use do_board_reset() to send the signal to EC which is
* controlled by software driver.
* Before triggering the secondary reset, clean the data cache so the
* logs in cbmem console (either in SRAM or DRAM) can be flushed.
*/
printk(BIOS_INFO, "%s() called!\n", __func__);
dcache_clean_all();
write32(&mtk_wdt->wdt_restart, MTK_WDT_RESTART_KEY);
setbits32(&mtk_wdt->wdt_mode, MTK_WDT_MODE_EXTEN | MTK_WDT_MODE_KEY);
udelay(100);
write32(&mtk_wdt->wdt_swrst, MTK_WDT_SWRST_KEY);
halt();
}
int mtk_wdt_init(void)
{
uint32_t wdt_sta;
mtk_wdt_set_req();
/* Writing mode register will clear status register */
wdt_sta = read32(&mtk_wdt->wdt_status);
mtk_wdt_clr_status();
printk(BIOS_INFO, "WDT: Status = %#x\n", wdt_sta);
printk(BIOS_INFO, "WDT: Last reset was ");
if (!wdt_sta) {
printk(BIOS_INFO, "cold boot\n");
} else {
if (wdt_sta & MTK_WDT_STA_HW_RST)
printk(BIOS_INFO, "hardware watchdog\n");
else if (wdt_sta & MTK_WDT_STA_SW_RST)
printk(BIOS_INFO, "normal software reboot\n");
else if (wdt_sta & MTK_WDT_STA_SPM_RST)
printk(BIOS_INFO, "SPM reboot\n");
else
printk(BIOS_INFO, "other reset type: %#.8x\n", wdt_sta);
mark_watchdog_tombstone();
mtk_wdt_swreset();
}
/* Config watchdog reboot mode:
* Clearing bits:
* DUAL_MODE & IRQ: trigger reset instead of irq then reset.
* EXT_POL: select watchdog output signal as active low.
* ENABLE: disable watchdog on initialization.
* Setting bit EXTEN to enable watchdog output.
*/
clrsetbits32(&mtk_wdt->wdt_mode,
MTK_WDT_MODE_DUAL_MODE | MTK_WDT_MODE_IRQ |
MTK_WDT_MODE_EXT_POL | MTK_WDT_MODE_ENABLE,
MTK_WDT_MODE_EXTEN | MTK_WDT_MODE_KEY);
return wdt_sta;
}
|
