blob: 2adb34458d2a6b3882a77305fe98403960f0fb0e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
config SOC_MEDIATEK_COMMON
bool
select NO_ECAM_MMCONF_SUPPORT if PCI
help
common code blocks for Mediatek SOCs
if SOC_MEDIATEK_COMMON
config MEDIATEK_DRAM_DVFS
bool
default n
help
This option enables DRAM calibration with multiple frequencies (low,
medium and high frequency groups, with total 7 frequencies) for DVFS
feature. All supported data rates are: 800, 1200, 1600, 1866, 2400,
3200, 4266.
config MEDIATEK_DRAM_DVFS_LIMIT_FREQ_CNT
bool
default y
depends on MEDIATEK_DRAM_DVFS
help
This options limit DRAM frequency calibration count from total 7 to 3,
other frequency will directly use the low frequency shu result.
config MEDIATEK_BLOB_FAST_INIT
bool "Enable running fast calibration by blob"
default n
help
This option allows performing fast calibration through different
open-source policy.
config MEMORY_TEST
bool
default y
help
This option enables memory basic compare test to verify the DRAM read
or write is as expected.
config DPM_FOUR_CHANNEL
bool
default n
help
This option enables four channel configuration for DPM.
config MTK_DFD
bool "Enable MediaTek DFD (Design For Debug) settings"
help
DFD (Design for Debug) is a debugging tool, which scans flip-flops
and dumps to internal RAM on the WDT reset. We reserve 1MB on DRAM
to store logs of DFD.
config USE_CBMEM_DRAM_INFO
bool "Support filling dram information to cbmem"
help
The DRAM initialization will keep and return DRAM information (size,
geometry and other DDR info) so we can fill that into the CBMEM.
endif
|
