blob: d27f4c4fdab173df3494420a3972dc8938081ca5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
##
## This file is part of the coreboot project.
##
## Copyright (C) 2016 Marvell, Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
config SOC_MARVELL_MVMAP2315
bool
default n
select ARCH_BOOTBLOCK_ARMV7_R
select ARCH_RAMSTAGE_ARMV8_64
select ARCH_ROMSTAGE_ARMV8_64
select ARCH_VERSTAGE_ARMV8_64
select BOOTBLOCK_CONSOLE
select COLLECT_TIMESTAMPS
select DRIVERS_UART_8250MEM_32
select HAVE_HARD_RESET
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select UNCOMPRESSED_RAMSTAGE
select UART_OVERRIDE_REFCLK
if SOC_MARVELL_MVMAP2315
config CHROMEOS
select VBOOT
select VBOOT_DYNAMIC_WORK_BUFFER
select VBOOT_STARTS_IN_ROMSTAGE
config CONSOLE_SERIAL_MVMAP2315_UART_ADDRESS
hex
depends on CONSOLE_SERIAL
default 0xE1060000
help
Map the UART to the respective MMIO address
config TTYS0_BAUD
int
depends on CONSOLE_SERIAL
default 9600
help
Baud rate for the UART
endif
|