aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_broadwell_de/bootblock/bootblock.c
blob: c026c8391e40e7ea9d3a83c1facd67d0ecb5a485 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2013 Google, Inc.
 * Copyright (C) 2015-2016 Intel Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied wacbmem_entryanty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <cpu/intel/microcode/microcode.c>

static void bootblock_cpu_init(void)
{
	/* Load microcode before any caching. */
	intel_update_microcode_from_cbfs();
}