blob: fe0d2a7d4c6513d7db58755d0c4e1740c8e3f0ad (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef SOC_INTEL_COMMON_PCH_LOCKDOWN_H
#define SOC_INTEL_COMMON_PCH_LOCKDOWN_H
#include <stdint.h>
/*
* This function will get lockdown config specific to soc.
*
* Return values:
* 0 = CHIPSET_LOCKDOWN_FSP = use FSP's lockdown functionality to lockdown IPs
* 1 = CHIPSET_LOCKDOWN_COREBOOT = Use coreboot to lockdown IPs
*/
int get_lockdown_config(void);
/*
* Common PCH lockdown will perform lock down operation for DMI, FAST_SPI.
* And SoC should implement any other PCH lockdown if applicable as
* per silicon security guideline (i.e. LPC, PMC etc.)
*
* Input:
* chipset_lockdown = Return value from get_lockdown_config() function
*/
void soc_lockdown_config(int chipset_lockdown);
#endif /* SOC_INTEL_COMMON_PCH_LOCKDOWN_H */
|
