index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
common
/
block
/
memory
/
Makefile.inc
blob: 1009872702b19952d4833f9725fd2776e05f5a56 (
plain
)
1
romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_MEMINIT)
+=
meminit.c
