blob: b37b8d021690cd54c64153c7cb9015e4890dcc3e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef _SOC_CANNONLAKE_GPIO_H_
#define _SOC_CANNONLAKE_GPIO_H_
#if CONFIG(SOC_INTEL_CANNONLAKE_PCH_H)
#include <soc/gpio_defs_cnp_h.h>
#define CROS_GPIO_DEVICE_NAME "INT3450:00"
#else
#include <soc/gpio_defs.h>
#define CROS_GPIO_DEVICE_NAME "INT34BB:00"
#endif
#include <intelblocks/gpio.h>
#ifndef __ACPI__
struct pad_config;
void cnl_configure_pads(const struct pad_config *cfg, size_t num_pads);
/*
* Routine to perform below operations:
* 1. SoC routine to fill GPIO PM mask and value for GPIO_MISCCFG register
* 2. Program GPIO PM configuration based on PM mask and value
*/
void soc_gpio_pm_configuration(void);
#endif
#endif
|
