aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/acpi/southbridge.asl
blob: 408c31bfdea9bac9a310375918af975fb1de9f82 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2017 Intel Corp.
 * (Written by Bora Guvendik <bora.guvendik@intel.com> for Intel Corp.)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */


/* PCI IRQ assignment */
#include "pci_irqs.asl"

/* eMMC, SD Card */
#include "scs.asl"

/* PCR access */
#include "pcr.asl"

/* GPIO controller */
#include "gpio.asl"