1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/*
* This file is part of the coreboot project.
*
* Copyright 2016 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <arch/io.h>
#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <soc/pci_devs.h>
#include <soc/pci_ids.h>
#include <timer.h>
#define DUAL_ROLE_CFG0 0x80d8
# define DRD_CONFIG_MASK (0x3 << 0)
# define DRD_CONFIG_DYNAMIC (0x0 << 0)
# define DRD_CONFIG_HOST (0x1 << 0)
# define DRD_CONFIG_DEVICE (0x2 << 0)
# define SW_VBUS_VALID_MASK (1 << 24)
# define SW_VBUS_DEASSERT_VALID (0 << 24)
# define SW_VBUS_ASSERT_VALID (1 << 24)
# define SW_IDPIN_EN_MASK (1 << 21)
# define SW_IDPIN_DIS (0 << 21)
# define SW_IDPIN_EN (1 << 21)
# define SW_IDPIN_MASK (1 << 20)
# define SW_IDPIN_HOST (0 << 20)
# define SW_IDPIN_DEVICE (1 << 20)
#define DUAL_ROLE_CFG1 0x80dc
# define DRD_MODE_MASK (1 << 29)
# define DRD_MODE_DEVICE (0 << 29)
# define DRD_MODE_HOST (1 << 29)
static void configure_host_mode_port0(struct device *dev)
{
uint32_t *cfg0;
uint32_t *cfg1;
const struct resource *res;
uint32_t reg;
struct stopwatch sw;
struct device *xhci_dev = XHCI_DEV;
/*
* Only default to host mode if the xdci device is present and
* enabled. If it's disabled assume the switch was already done
* in FSP.
*/
if (!dev->enabled || !xhci_dev->enabled)
return;
printk(BIOS_INFO, "Putting port 0 into host mode.\n");
res = find_resource(xhci_dev, PCI_BASE_ADDRESS_0);
cfg0 = (void *)(uintptr_t)(res->base + DUAL_ROLE_CFG0);
cfg1 = (void *)(uintptr_t)(res->base + DUAL_ROLE_CFG1);
reg = read32(cfg0);
reg &= ~(DRD_CONFIG_MASK | SW_IDPIN_EN_MASK | SW_IDPIN_MASK);
reg &= ~(SW_VBUS_VALID_MASK);
reg |= DRD_CONFIG_DYNAMIC | SW_IDPIN_EN | SW_IDPIN_HOST;
reg |= SW_VBUS_DEASSERT_VALID;
write32(cfg0, reg);
stopwatch_init_msecs_expire(&sw, 10);
/* Wait for the host mode status bit. */
while ((read32(cfg1) & DRD_MODE_MASK) != DRD_MODE_HOST) {
if (stopwatch_expired(&sw)) {
printk(BIOS_INFO, "Timed out waiting for host mode.\n");
break;
}
}
printk(BIOS_INFO, "XHCI port 0 host switch over took %lu ms\n",
stopwatch_duration_msecs(&sw));
}
static void xdci_init(struct device *dev)
{
configure_host_mode_port0(dev);
}
static const struct device_operations device_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = xdci_init,
};
static const struct pci_driver pmc __pci_driver = {
.ops = &device_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.device = PCI_DEVICE_ID_APOLLOLAKE_XDCI,
};
|
