1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2016-2017 Intel Corp.
* (Written by Alexandru Gagniuc <alexandrux.gagniuc@intel.com> for Intel Corp.)
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include "chip.h"
#include <console/console.h>
#include <device/mmio.h>
#include <device/device.h>
#include <device/pci.h>
#include <intelblocks/pmc.h>
#include <intelblocks/pmclib.h>
#include <soc/iomap.h>
#include <soc/pm.h>
#include <timer.h>
/* Fill up PMC resource structure */
int pmc_soc_get_resources(struct pmc_resource_config *cfg)
{
cfg->pwrmbase_offset = PCI_BASE_ADDRESS_0;
cfg->pwrmbase_addr = PMC_BAR0;
cfg->pwrmbase_size = PMC_BAR0_SIZE;
cfg->abase_offset = PCI_BASE_ADDRESS_4;
cfg->abase_addr = ACPI_BASE_ADDRESS;
cfg->abase_size = ACPI_BASE_SIZE;
return 0;
}
static int choose_slp_s3_assertion_width(int width_usecs)
{
int i;
static const struct {
int max_width;
int value;
} slp_s3_settings[] = {
{
.max_width = 60,
.value = SLP_S3_ASSERT_60_USEC,
},
{
.max_width = 1 * USECS_PER_MSEC,
.value = SLP_S3_ASSERT_1_MSEC,
},
{
.max_width = 50 * USECS_PER_MSEC,
.value = SLP_S3_ASSERT_50_MSEC,
},
{
.max_width = 2 * USECS_PER_SEC,
.value = SLP_S3_ASSERT_2_SEC,
},
};
for (i = 0; i < ARRAY_SIZE(slp_s3_settings); i++) {
if (width_usecs <= slp_s3_settings[i].max_width)
break;
}
/* Provide conservative default if nothing set in devicetree
* or requested assertion width too large. */
if (width_usecs <= 0 || i == ARRAY_SIZE(slp_s3_settings))
i = ARRAY_SIZE(slp_s3_settings) - 1;
printk(BIOS_DEBUG, "SLP S3 assertion width: %d usecs\n",
slp_s3_settings[i].max_width);
return slp_s3_settings[i].value;
}
static void set_slp_s3_assertion_width(int width_usecs)
{
uint32_t reg;
uintptr_t gen_pmcon3 = soc_read_pmc_base() + GEN_PMCON3;
int setting = choose_slp_s3_assertion_width(width_usecs);
reg = read32((void *)gen_pmcon3);
reg &= ~SLP_S3_ASSERT_MASK;
reg |= setting << SLP_S3_ASSERT_WIDTH_SHIFT;
write32((void *)gen_pmcon3, reg);
}
void pmc_soc_set_afterg3_en(const bool on)
{
void *const gen_pmcon1 = (void *)(soc_read_pmc_base() + GEN_PMCON1);
uint32_t reg32;
reg32 = read32(gen_pmcon1);
if (on)
reg32 &= ~SLEEP_AFTER_POWER_FAIL;
else
reg32 |= SLEEP_AFTER_POWER_FAIL;
write32(gen_pmcon1, reg32);
}
void pmc_soc_restore_power_failure(void)
{
pmc_set_power_failure_state(false);
}
void pmc_soc_init(struct device *dev)
{
const struct soc_intel_apollolake_config *cfg = config_of(dev);
/* Set up GPE configuration */
pmc_gpe_init();
pmc_set_acpi_mode();
if (cfg != NULL)
set_slp_s3_assertion_width(cfg->slp_s3_assertion_width_usecs);
/* Log power state */
pch_log_state();
/* Now that things have been logged clear out the PMC state. */
pmc_clear_prsts();
pmc_set_power_failure_state(true);
}
|
