blob: 9d57d7bdd500d2a9682762252617f6d60f42ee2d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2015 Intel Corp.
* (Written by Andrey Petrov <andrey.petrov@intel.com> for Intel Corp.)
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*/
#ifndef _SOC_APOLLOLAKE_ROMSTAGE_H_
#define _SOC_APOLLOLAKE_ROMSTAGE_H_
#include <arch/cpu.h>
#include <fsp/api.h>
void mainboard_memory_init_params(struct FSPM_UPD *mupd);
#endif /* _SOC_APOLLOLAKE_ROMSTAGE_H_ */
|
