1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <drivers/intel/dptf/dptf.h>
#include <soc/dptf.h>
static const struct dptf_platform_info adl_dptf_platform_info = {
.use_eisa_hids = false,
/* _HID for the toplevel DPTF device, typically \_SB.DPTF */
.dptf_device_hid = DPTF_DPTF_DEVICE,
/* _HID for Intel DPTF Generic Device (these require PTYP as well) */
.generic_hid = DPTF_GEN_DEVICE,
/* _HID for Intel DPTF Fan Device */
.fan_hid = DPTF_FAN_DEVICE,
/* _HID for the toplevel TPCH device, typically \_SB.TPCH */
.tpch_device_hid = DPTF_TPCH_DEVICE,
/* _HID for the toplevel TPWR device, typically \_SB.DPTF.TPWR */
.tpwr_device_hid = DPTF_TPWR_DEVICE,
/* _HID for the toplevel BAT1 device, typically \_SB.DPTF.BAT1 */
.tbat_device_hid = DPTF_BAT1_DEVICE,
.tpch_method_names = {
.set_fivr_low_clock_method = "RFC0",
.set_fivr_high_clock_method = "RFC1",
.get_fivr_low_clock_method = "GFC0",
.get_fivr_high_clock_method = "GFC1",
.get_fivr_ssc_method = "GEMI",
.get_fivr_switching_fault_status = "GFFS",
.get_fivr_switching_freq_mhz = "GFCS",
},
};
const struct dptf_platform_info *soc_get_dptf_platform_info(void)
{
return &adl_dptf_platform_info;
}
|
