1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#define R_ICLK_PCR_CAMERA1 0x8000
#define B_ICLK_PCR_FREQUENCY 0x1
#define B_ICLK_PCR_REQUEST 0x2
/* The clock control registers for each IMGCLK are offset by 0xC */
#define B_ICLK_PCR_OFFSET 0xC
Scope (\_SB.PCI0) {
/* IsCLK PCH base register for clock settings */
Name (ICKB, 0)
ICKB = PCRB (PID_ISCLK) + R_ICLK_PCR_CAMERA1
/*
* Helper function for Read And Or Write
* Arg0 : Clock source select
* Arg1 : And data
* Arg2 : Or data
*/
Method (RAOW, 3, Serialized)
{
OperationRegion (ICLK, SystemMemory, (ICKB + (Arg0 * B_ICLK_PCR_OFFSET)), 4)
Field (ICLK, AnyAcc, NoLock, Preserve)
{
VAL0, 32
}
Local0 = VAL0
VAL0 = Local0 & Arg1 | Arg2
}
/*
* Clock control Method
* Arg0: Clock source select (0 .. 5 => IMGCLKOUT_0 .. IMGCLKOUT_5)
* Arg1: Frequency select (0: 24MHz, 1: 19.2MHz)
*/
Method (MCON, 0x2, NotSerialized)
{
/* Set Clock Frequency */
RAOW (Arg0, ~B_ICLK_PCR_FREQUENCY, Arg1)
/* Enable Clock */
RAOW (Arg0, ~B_ICLK_PCR_REQUEST, B_ICLK_PCR_REQUEST)
}
Method (MCOF, 0x1, NotSerialized)
{
/* Disable Clock */
RAOW (Arg0, ~B_ICLK_PCR_REQUEST, 0)
}
}
|
