blob: fb2643ba4d0c07e0e35159af5ab19e766b324baf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
# Load all chipsets
source "src/soc/intel/apollolake/Kconfig"
source "src/soc/intel/baytrail/Kconfig"
source "src/soc/intel/braswell/Kconfig"
source "src/soc/intel/broadwell/Kconfig"
source "src/soc/intel/cannonlake/Kconfig"
source "src/soc/intel/denverton_ns/Kconfig"
source "src/soc/intel/fsp_baytrail/Kconfig"
source "src/soc/intel/fsp_broadwell_de/Kconfig"
source "src/soc/intel/quark/Kconfig"
source "src/soc/intel/sch/Kconfig"
source "src/soc/intel/skylake/Kconfig"
# Load common config
source "src/soc/intel/common/Kconfig"
config INTEL_HAS_TOP_SWAP
bool
help
Set this config if the Intel SoC supports top swap feature
config INTEL_ADD_TOP_SWAP_BOOTBLOCK
bool "Include a Top swap bootblock"
default n
depends on INTEL_HAS_TOP_SWAP
help
Intel PCH/Southbridges have feature that it is possible to have
the southbridge/PCH look for the bootblock at a 64K or
128K/256K/512K/1MB (in case of newer SoCs) offset
instead of the usual top of flash.
Select this to put a 'second' bootblock.
config INTEL_TOP_SWAP_BOOTBLOCK_SIZE
hex "Size of top swap boot block"
depends on INTEL_ADD_TOP_SWAP_BOOTBLOCK
default 0x10000
help
Set this config to a supported topswap size.
Valid sizes: 0x10000 0x20000 0x40000 0x80000 0x100000
|
