blob: 9c1c7f0331ce130d3451e1044ca3d0dc787fdced (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
ifeq ($(CONFIG_SOC_EXAMPLE_MIN86),y)
bootblock-y += cache_as_ram.S
bootblock-y += ../../../cpu/intel/car/bootblock.c
postcar-y += exit_car.S
romstage-y += romstage.c
ramstage-y += chip.c
ramstage-y += timer.c
subdirs-y += ../../../cpu/x86/mtrr
endif
|