blob: 8f73a8cf12f8d14d28b7feb1454609c61d8da3bf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <amdblocks/smm.h>
#include <assert.h>
#include <stdint.h>
#include <cpu/x86/msr.h>
#include <cpu/x86/smm.h>
#include <cpu/amd/mtrr.h>
#include <cbmem.h>
#include <soc/northbridge.h>
#include <soc/iomap.h>
#include <amdblocks/biosram.h>
uintptr_t cbmem_top_chipset(void)
{
msr_t tom = rdmsr(TOP_MEM);
if (!tom.lo)
return 0;
/* 8MB alignment to keep MTRR usage low */
return ALIGN_DOWN(restore_top_of_low_cacheable() - CONFIG_SMM_TSEG_SIZE, 8 * MiB);
}
static uintptr_t smm_region_start(void)
{
return (uintptr_t)cbmem_top();
}
static size_t smm_region_size(void)
{
return CONFIG_SMM_TSEG_SIZE;
}
void smm_region(uintptr_t *start, size_t *size)
{
static int once;
*start = smm_region_start();
*size = smm_region_size();
if (!once) {
clear_tvalid();
once = 1;
}
}
|
