aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/fsp_sandybridge/fsp/Makefile.inc
blob: 09c5bc506d3f04145cc69aa3e09a4a9d9277cfb9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
#
# This file is part of the coreboot project.
#
# Copyright (C) 2014 Sage Electronic Engineering, LLC.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#

ramstage-y += chipset_fsp_util.c
romstage-y += chipset_fsp_util.c