blob: 74a36eb3ab040d28d10a3f8f141112376d988d24 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
##
## Config file for the Total Impact briQ
##
uses PCIC0_CFGADDR
uses PCIC0_CFGDATA
uses TTYS0_BASE
uses CONFIG_BRIQ_750FX
uses CONFIG_BRIQ_7400
##
## Set PCI registers
##
default PCIC0_CFGADDR=0xff508000
default PCIC0_CFGDATA=0xff508010
##
## Set IDE control registers
##
default PNP_CFGADDR=0x1f0
default PNP_CFGDATA=0x1f1
##
## Set UART base address
##
default TTYS0_BASE=0x3f8
##
## Early board initialization, called from ppc_main()
##
initobject init.c
driver pci_bridge.c
arch ppc end
if CONFIG_BRIQ_750FX
cpu ppc/ppc7xx end
end
if CONFIG_BRIQ_7400
cpu ppc/mpc74xx end
end
##
## Include the secondary Configuration files
##
southbridge winbond/w83c553 end
##
## Build the objects we have code for in this directory.
##
addaction linuxbios.a "$(CROSS_COMPILE)ranlib linuxbios.a"
|
