blob: 9530505c42b97352325c23de8d36091bd5975ba7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
##
## This file is part of the coreboot project.
##
## Copyright (C) 2014 - 2017 Intel Corporation.
## Copyright (C) 2017 - 2018 Online SAS
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
if BOARD_SCALEWAY_TAGADA
config BOARD_SPECIFIC_OPTIONS
def_bool y
select SOC_INTEL_DENVERTON_NS
select BOARD_ROMSIZE_KB_16384
select HAVE_ACPI_TABLES
select CONSOLE_OVERRIDE_LOGLEVEL
select UART_OVERRIDE_BAUDRATE
config MAINBOARD_DIR
string
default scaleway/tagada
config MAINBOARD_PART_NUMBER
string
default "TAGADA"
config MAINBOARD_VENDOR
string
default "Scaleway"
config BMC_INFO_LOC
hex "BMC information location in flash"
default 0xff802000
help
Location of BMC SERIAL information.
config SMBIOS_ENCLOSURE_TYPE
hex
default 0x19 # SMBIOS_ENCLOSURE_MULTI_SYSTEM_CHASSIS
endif # BOARD_SCALEWAY_TAGADA
|