blob: c0c8d0360ffa7a9b9541cef80a0d2a5e77740afc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
chip soc/intel/broadwell
# Port 0 is HDD
# Port 1 is M.2 NGFF
register "sata_port_map" = "0x3"
# Port tuning for link stability
register "sata_port0_gen3_dtle" = "7"
register "sata_port1_gen3_dtle" = "9"
device domain 0 on
device pci 1d.0 on end # USB2 EHCI
end
end
|