aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/x220/variants/x1/romstage.c
blob: b935458ae260cbc0cdfc6db8a8e0e00d474a18c0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

#include <southbridge/intel/bd82x6x/pch.h>

const struct southbridge_usb_port mainboard_usb_ports[] = {
	{ 1, 1, 0 },
	{ 1, 1, 1 },
	{ 1, 1, 3 },
	{ 1, 0, 3 },
	{ 1, 0, 3 },
	{ 1, 1, 3 },
	{ 0, 0, 3 },
	{ 0, 0, 3 },
	{ 1, 1, 4 },
	{ 1, 1, 5 },
	{ 1, 0, 7 },
	{ 1, 1, 7 },
	{ 1, 1, 7 },
	{ 1, 0, 7 },
};