blob: 0cb7b063757db72acee66f37c28d0405467f75d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <option.h>
#include <stdint.h>
#include <string.h>
#include <assert.h>
#include <spd_bin.h>
#include <soc/romstage.h>
#include <fsp/soc_binding.h>
#include <pc80/mc146818rtc.h>
#include <variant.h>
/* Rcomp resistor */
static const u16 rcomp_resistors[3] = { 121, 75, 100 };
/* Rcomp target */
static const u16 rcomp_targets[5] = { 50, 26, 20, 20, 26 };
void mainboard_memory_init_params(FSPM_UPD *mupd)
{
FSP_M_CONFIG *const memory_params = &mupd->FspmConfig;
struct spd_block blk = {
.addr_map = { 0x50, 0x52 },
};
assert(sizeof(memory_params->RcompResistor) == sizeof(rcomp_resistors));
assert(sizeof(memory_params->RcompTarget) == sizeof(rcomp_targets));
memory_params->MemorySpdDataLen = CONFIG_DIMM_SPD_SIZE;
get_spd_smbus(&blk);
memory_params->MemorySpdPtr00 = (u32)blk.spd_array[0];
memory_params->MemorySpdPtr10 = (u32)blk.spd_array[1];
memcpy(memory_params->RcompResistor, rcomp_resistors,
sizeof(memory_params->RcompResistor));
memcpy(memory_params->RcompTarget, rcomp_targets,
sizeof(memory_params->RcompTarget));
memory_params->DqPinsInterleaved = true;
get_option(&memory_params->HyperThreading, "hyper_threading");
variant_memory_init_params(mupd);
}
|
