1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/skylake
register "PmConfigSlpS3MinAssert" = "SLP_S3_MIN_ASSERT_50MS"
register "PmConfigSlpS4MinAssert" = "SLP_S4_MIN_ASSERT_4S"
register "PmConfigSlpSusMinAssert" = "SLP_SUS_MIN_ASSERT_4S"
register "PmConfigSlpAMinAssert" = "SLP_A_MIN_ASSERT_2S"
register "PmConfigPwrCycDur" = "RESET_POWER_CYCLE_4S"
# VR Settings Configuration for 2 Domains
#+----------------+-------+-------+
#| Domain/Setting | VCC | VCCGT |
#+----------------+-------+-------+
#| Psi1Threshold | 20A | 20A |
#| Psi2Threshold | 5A | 5A |
#| Psi3Threshold | 1A | 1A |
#| Psi3Enable | 1 | 1 |
#| Psi4Enable | 1 | 1 |
#| ImonSlope | 0 | 0 |
#| ImonOffset | 0 | 0 |
#| IccMax | 55A | 35A |
#| VrVoltageLimit | 1.52V | 1.52V |
#| AcLoadline | 2.1 | 3.1 |
#| DcLoadline | 2.1 | 3.1 |
#+----------------+-------+-------+
register "domain_vr_config[VR_IA_CORE]" = "{
.vr_config_enable = 1,
.psi1threshold = VR_CFG_AMP(20),
.psi2threshold = VR_CFG_AMP(5),
.psi3threshold = VR_CFG_AMP(1),
.psi3enable = 1,
.psi4enable = 1,
.imon_slope = 0x0,
.imon_offset = 0x0,
.icc_max = VR_CFG_AMP(55),
.voltage_limit = 1520,
.ac_loadline = 210,
.dc_loadline = 210,
}"
register "domain_vr_config[VR_GT_UNSLICED]" = "{
.vr_config_enable = 1,
.psi1threshold = VR_CFG_AMP(20),
.psi2threshold = VR_CFG_AMP(5),
.psi3threshold = VR_CFG_AMP(1),
.psi3enable = 1,
.psi4enable = 1,
.imon_slope = 0x0,
.imon_offset = 0x0,
.icc_max = VR_CFG_AMP(35),
.voltage_limit = 1520,
.ac_loadline = 310,
.dc_loadline = 310,
}"
# Vendor set Psys Pmax to 30W
register "power_limits_config" = "{
.psys_pmax = 30,
}"
# TODO
# Send an extra VR mailbox command for the PS4 exit issue
register "SendVrMbxCmd" = "2"
device cpu_cluster 0 on end
device domain 0 on
device pci 00.0 on end # Host Bridge
device pci 02.0 on end # Integrated Graphics Device
device pci 08.0 on end # Gaussian Mixture Model
device pci 14.0 on # USB xHCI
register "usb2_ports" = "{
[0] = USB2_PORT_LONG(OC0),
[1] = USB2_PORT_LONG(OC0),
[2] = USB2_PORT_LONG(OC1),
[3] = USB2_PORT_LONG(OC1),
[4] = USB2_PORT_LONG(OC2), /* Debug */
}"
end
device pci 14.2 on end # Thermal Subsystem
device pci 16.0 on end # Management Engine Interface 1
device pci 17.0 on # SATA
register "SataSalpSupport" = "1"
register "SataPortsEnable" = "{
[0] = 1,
[1] = 1,
[2] = 1,
}"
end
device pci 1d.0 on # PCI Express Port 9 (COMe 0)
register "PcieRpEnable[8]" = "1"
end
device pci 1d.1 on # PCI Express Port 10 (COMe 1)
register "PcieRpEnable[9]" = "1"
end
device pci 1d.2 on # PCI Express Port 11 (COMe 2)
register "PcieRpEnable[10]" = "1"
end
device pci 1f.0 on # LPC Interface
register "serirq_mode" = "SERIRQ_CONTINUOUS"
# EC/kempld at 0xa80/0xa81
register "gen1_dec" = "0x00000a81"
chip drivers/pc80/tpm
device pnp 0c31.0 on end
end
chip ec/kontron/kempld
register "uart[0]" = "{ KEMPLD_UART_3F8, 4 }"
device generic 0.0 on end # UART #0
end
end
device pci 1f.1 on end # P2SB
device pci 1f.2 on end # Power Management Controller
device pci 1f.4 on # SMBus
chip drivers/i2c/nct7802y
device i2c 0x2e on end
end
end
device pci 1f.5 on end # PCH SPI
device pci 1f.6 on end # GbE
end
end
|
