blob: 785c6b4ea28e548a8408214f080c63ea050bfced (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
config BOARD_INTEL_MTARVON
bool "3100 devkit (Mt. Arvon)"
select ARCH_X86
select CPU_INTEL_SOCKET_MPGA479M
select NORTHBRIDGE_INTEL_I3100
select SOUTHBRIDGE_INTEL_I3100
select SUPERIO_INTEL_I3100
select ROMCC
select HAVE_HARD_RESET
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select UDELAY_TSC
select BOARD_ROMSIZE_KB_2048
config MAINBOARD_DIR
string
default intel/mtarvon
depends on BOARD_INTEL_MTARVON
config LB_CKS_RANGE_END
int
default 122
depends on BOARD_INTEL_MTARVON
config LB_CKS_LOC
int
default 123
depends on BOARD_INTEL_MTARVON
config MAINBOARD_PART_NUMBER
string
default "3100 devkit (Mt. Arvon)"
depends on BOARD_INTEL_MTARVON
config HAVE_OPTION_TABLE
bool
default n
depends on BOARD_INTEL_MTARVON
config IRQ_SLOT_COUNT
int
default 1
depends on BOARD_INTEL_MTARVON
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
hex
default 0x8086
depends on BOARD_INTEL_MTARVON
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
hex
default 0x2680
depends on BOARD_INTEL_MTARVON
config MAX_CPUS
int
default 4
depends on BOARD_INTEL_MTARVON
|
