aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/galileo/devicetree.cb
blob: ab4f246fdab5519a7f3aefc0cf143ac4a6006fbe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
##
## This file is part of the coreboot project.
##
## Copyright (C) 2013 Google Inc.
## Copyright (C) 2015-2016 Intel Corp.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

chip soc/intel/quark

	device domain 0 on
					# EDS Table 3
		device pci 00.0 on  end # 8086 0958 - Host Bridge
		device pci 1f.0 on  end # 8086 095e - Legacy Bridge
	end
end