1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017 Arthur Heymans <arthur@aheymans.xyz>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/*
* This is board specific information:
* IRQ routing for the 0:1e.0 PCI bridge of the ICH7
*/
If (PICM) {
Return (Package() {
/* PCI1 SLOT 1 */
Package() { 0x0003ffff, 0, 0, 0x14},
Package() { 0x0003ffff, 1, 0, 0x15},
Package() { 0x0003ffff, 2, 0, 0x16},
Package() { 0x0003ffff, 3, 0, 0x17},
/* PCI1 SLOT 2 */
Package() { 0x0004ffff, 0, 0, 0x15},
Package() { 0x0004ffff, 1, 0, 0x16},
Package() { 0x0004ffff, 2, 0, 0x17},
Package() { 0x0004ffff, 3, 0, 0x14},
})
} Else {
Return (Package() {
Package() { 0x0003ffff, 0, \_SB.PCI0.LPCB.LNKE, 0},
Package() { 0x0003ffff, 1, \_SB.PCI0.LPCB.LNKF, 0},
Package() { 0x0003ffff, 2, \_SB.PCI0.LPCB.LNKG, 0},
Package() { 0x0003ffff, 3, \_SB.PCI0.LPCB.LNKH, 0},
Package() { 0x0004ffff, 0, \_SB.PCI0.LPCB.LNKF, 0},
Package() { 0x0004ffff, 1, \_SB.PCI0.LPCB.LNKG, 0},
Package() { 0x0004ffff, 2, \_SB.PCI0.LPCB.LNKH, 0},
Package() { 0x0004ffff, 3, \_SB.PCI0.LPCB.LNKE, 0},
})
}
|