blob: eb86773ca0bfde04b17428527631e30f604a7d35 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <baseboard/gpio.h>
#include <baseboard/variants.h>
#include <device/device.h>
#include <drivers/intel/gma/opregion.h>
#include <ec/ec.h>
#include <soc/gpio.h>
#include <vendorcode/google/chromeos/chromeos.h>
#include <smbios.h>
#include <stdint.h>
#include <string.h>
#include "board_id.h"
const char *smbios_system_sku(void)
{
static char sku_str[7] = "";
uint8_t sku_id = get_board_id();
snprintf(sku_str, sizeof(sku_str), "sku%u", sku_id);
return sku_str;
}
static void mainboard_init(void *chip_info)
{
variant_configure_gpio_pads();
if (CONFIG(EC_GOOGLE_CHROMEEC))
mainboard_ec_init();
}
static void mainboard_enable(struct device *dev)
{
dev->ops->acpi_inject_dsdt = chromeos_dsdt_generator;
}
struct chip_operations mainboard_ops = {
.init = mainboard_init,
.enable_dev = mainboard_enable,
};
const char *mainboard_vbt_filename(void)
{
uint8_t sku_id = get_board_id();
switch (sku_id) {
case ADL_P_LP5_1:
case ADL_P_LP5_2:
return "vbt_adlrvp_lp5.bin";
case ADL_P_DDR5_1:
case ADL_P_DDR5_2:
return "vbt_adlrvp_ddr5.bin";
default:
return "vbt.bin";
}
}
|
