blob: 162f93bdb72c509635e9f8266ecfbc21a9b446f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
chip soc/intel/tigerlake
# NVMe warm reboot workaround
# Limit L1.1 (value:2) for RP9, RP11
register "PcieRpL1Substates[8]" = "2"
register "PcieRpL1Substates[10]" = "2"
device domain 0 on
end
end
|