aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/nyan/pmic.c
blob: ab951ea3a35d29ed70ec98a191754baf4aec6ed5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
/*
 * This file is part of the coreboot project.
 *
 * Copyright 2013 Google Inc.
 * Copyright (c) 2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include <delay.h>
#include <device/i2c.h>
#include <stdint.h>
#include <stdlib.h>

#include "pmic.h"

struct pmic_write
{
	uint8_t reg; // Register to write.
	uint8_t val; // Value to write.
};

enum {
	AS3722_I2C_ADDR = 0x40
};

static struct pmic_write pmic_writes[] =
{
	/* Don't need to set up VDD_CORE - already done - by OTP */

	/* First set VDD_CPU to 1.0V, then enable the VDD_CPU regulator. */
	{ 0x00, 0x28 },

	/* Don't write SDCONTROL - it's already 0x7F, i.e. all SDs enabled. */

	/* First set VDD_GPU to 1.0V, then enable the VDD_GPU regulator. */
	{ 0x06, 0x28 },

	/* Don't write SDCONTROL - it's already 0x7F, i.e. all SDs enabled. */

	/* First set VPP_FUSE to 1.2V, then enable the VPP_FUSE regulator. */
	{ 0x12, 0x10 },

	/* Don't write LDCONTROL - it's already 0xFF, i.e. all LDOs enabled. */

	/*
	 * Bring up VDD_SDMMC via the AS3722 PMIC on the PWR I2C bus.
	 * First set it to bypass 3.3V straight thru, then enable the regulator
	 *
	 * NOTE: We do this early because doing it later seems to hose the CPU
	 * power rail/partition startup. Need to debug.
	 */
	{ 0x16, 0x3f }

	/* Don't write LDCONTROL - it's already 0xFF, i.e. all LDOs enabled. */
};

void pmic_init(unsigned bus)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(pmic_writes); i++) {
		i2c_write(bus, AS3722_I2C_ADDR, pmic_writes[i].reg, 1,
			  &pmic_writes[i].val, 1);
		udelay(10 * 1000);
	}
}