aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/gru/sdram_configs.c
blob: 6403e98cdcedcb8c8b0915501800e5e3413c1fda (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
/*
 * This file is part of the coreboot project.
 *
 * Copyright 2014 Google Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <arch/io.h>
#include <boardid.h>
#include <console/console.h>
#include <gpio.h>
#include <soc/sdram.h>
#include <string.h>
#include <types.h>

static struct rk3399_sdram_params sdram_configs[] = {
#include "sdram_inf/sdram-lpddr3-hynix-4GB-200.inc"

/* 666MHz, enable odt 120o */
#include "sdram_inf/sdram-lpddr3-hynix-4GB-666.inc"

/* 800MHz, enable odt 120o */
#include "sdram_inf/sdram-lpddr3-hynix-4GB-800.inc"

/* 666MHz, disable odt */
#include "sdram_inf/sdram-lpddr3-hynix-4GB-666-no-odt.inc"

/* 800MHz, disable odt */
#include "sdram_inf/sdram-lpddr3-hynix-4GB-800-no-odt.inc"
};

enum dram_speeds {
	dram_200MHz = 0,
	dram_666MHz = 1,
	dram_800MHz = 2,
	dram_666MHz_NO_ODT = 3,
	dram_800MHz_NO_ODT = 4,
};

static enum dram_speeds get_sdram_index(void)
{
	uint32_t id;

	id = board_id();

	if (IS_ENABLED(CONFIG_BOARD_GOOGLE_KEVIN))
		switch (id) {
		case 0:
		case 1:
		case 2:
			return dram_200MHz;
		case 3:
			return dram_666MHz_NO_ODT;
		default:
			return dram_800MHz;
		}

	if (IS_ENABLED(CONFIG_BOARD_GOOGLE_GRU))
		switch (id) {
		case 0:
			return dram_800MHz_NO_ODT;
		default:
			return dram_800MHz;
		}
}

const struct rk3399_sdram_params *get_sdram_config()
{

	enum dram_speeds speed = get_sdram_index();

	printk(BIOS_INFO, "Using SDRAM configuration for %d MHz\n",
	       sdram_configs[speed].ddr_freq / (1000 * 1000));

	return &sdram_configs[speed];
}