aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/fizz/ramstage.c
blob: e5215f87d84e642ae7aae5c5a749300eb24e5cba (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2017 Google Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <bootmode.h>
#include <ec/google/chromeec/ec.h>
#include <soc/ramstage.h>

#include "gpio.h"

void mainboard_silicon_init_params(FSP_SIL_UPD *params)
{
	if (display_init_required())
		/* This has to be done before FSP-S runs. */
		google_chromeec_wait_for_display();
	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}