blob: cb7fb62b34ce023dd293d3d3ff42dae33ec84e1a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
chip soc/intel/broadwell
# Set panel power delays
register "gpu_panel_power_cycle_delay_ms" = "400"
register "gpu_panel_power_up_delay_ms" = "40"
register "gpu_panel_power_down_delay_ms" = "15"
register "gpu_panel_power_backlight_on_delay_ms" = "7"
register "gpu_panel_power_backlight_off_delay_ms" = "210"
device domain 0 on
chip soc/intel/broadwell/pch
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x5"
register "sata_port1_gen3_dtle" = "0x5"
device pci 1f.2 on end # SATA Controller
end
end
end
|
