1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include <device/device.h>
#include <device/pci_ops.h>
#include <drivers/intel/gma/int15.h>
#include "ec_oem.c"
#include "mainboard.h"
#define MAX_LCD_BRIGHTNESS 0xd8
static void ec_enable(void)
{
u16 keymap;
/* Enable Hotkey SCI */
/* Fn key map; F1 = [0] ... F12 = [11] */
keymap = 0x5f1;
send_ec_oem_command(0x45);
send_ec_oem_data(0x09); // SCI
// send_ec_oem_data(0x08); // SMI#
send_ec_oem_data(keymap >> 8);
send_ec_oem_data(keymap & 0xff);
/* Enable Backlight */
ec_write(0x17, MAX_LCD_BRIGHTNESS);
/* Notify EC system is in ACPI mode */
send_ec_oem_command(0x5e);
send_ec_oem_data(0xea);
send_ec_oem_data(0x0c);
send_ec_oem_data(0x01);
}
static void pcie_limit_power(void)
{
#if 0
// This piece of code needs further debugging as it crashes the
// machine. It should set the slot numbers and enable power
// limitation for the PCIe slots.
struct device *dev;
dev = pcidev_on_root(28, 0);
if (dev) pci_write_config32(dev, 0x54, 0x0010a0e0);
dev = pcidev_on_root(28, 1);
if (dev) pci_write_config32(dev, 0x54, 0x0018a0e0);
dev = pcidev_on_root(28, 2);
if (dev) pci_write_config32(dev, 0x54, 0x0020a0e0);
dev = pcidev_on_root(28, 3);
if (dev) pci_write_config32(dev, 0x54, 0x0028a0e0);
#endif
}
static void mainboard_init(struct device *dev)
{
ec_enable();
install_intel_vga_int15_handler(GMA_INT15_ACTIVE_LFP_INT_LVDS, GMA_INT15_PANEL_FIT_TXT_STRETCH, 0, 3);
}
// mainboard_enable is executed as first thing after
// enumerate_buses(). Is there no mainboard_init()?
static void mainboard_enable(struct device *dev)
{
dev->ops->init = mainboard_init;
dev->ops->write_acpi_tables = mainboard_write_acpi_tables;
pcie_limit_power();
}
struct chip_operations mainboard_ops = {
.enable_dev = mainboard_enable,
};
|
