aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/emulation/spike-riscv/romstage.c
blob: dccdf226fbd3003b5b8a22f086a07c41901b7ffe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2013 Google, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <console/console.h>
#include <program_loading.h>
#include <commonlib/configstring.h>

void main(void)
{
	uintptr_t base;
	size_t size;

	console_init();
	query_mem(configstring(), &base, &size);
	printk(BIOS_SPEW, "0x%zx bytes of memory at 0x%llx\n", size, base);
	run_ramstage();
}