1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
/* SPDX-License-Identifier: GPL-2.0-only */
#define __SIMPLE_DEVICE__
#include <assert.h>
#include <console/console.h>
#include <cpu/x86/smm.h>
#include <device/pci_ops.h>
#include <mainboard/emulation/qemu-i440fx/memory.h>
#include <mainboard/emulation/qemu-i440fx/fw_cfg.h>
#include <cpu/intel/smm_reloc.h>
#include "q35.h"
static uint32_t encode_pciexbar_length(void)
{
switch (CONFIG_ECAM_MMCONF_BUS_NUMBER) {
case 256: return 0 << 1;
case 128: return 1 << 1;
case 64: return 2 << 1;
default: return dead_code_t(uint32_t);
}
}
uint32_t make_pciexbar(void)
{
return CONFIG_ECAM_MMCONF_BASE_ADDRESS | encode_pciexbar_length() | 1;
}
/* Check that MCFG is active. If it's not, QEMU was started for machine PC */
void mainboard_machine_check(void)
{
if (pci_read_config32(HOST_BRIDGE, D0F0_PCIEXBAR_LO) != make_pciexbar())
die("You must run qemu for machine Q35 (-M q35)");
}
/* QEMU-specific register */
#define EXT_TSEG_MBYTES 0x50
#define SMRAMC 0x9d
#define C_BASE_SEG ((0 << 2) | (1 << 1) | (0 << 0))
#define G_SMRAME (1 << 3)
#define D_LCK (1 << 4)
#define D_CLS (1 << 5)
#define D_OPEN (1 << 6)
#define ESMRAMC 0x9e
#define T_EN (1 << 0)
#define TSEG_SZ_MASK (3 << 1)
#define H_SMRAME (1 << 7)
/* Decodes TSEG region size to bytes. */
static size_t decode_tseg_size(u8 esmramc)
{
/* If we intent to enable TSEG, fake it always enabled. */
if (CONFIG(SMM_TSEG))
esmramc |= T_EN;
if (!(esmramc & T_EN))
return 0;
switch ((esmramc & TSEG_SZ_MASK) >> 1) {
case 0:
return 1 * MiB;
case 1:
return 2 * MiB;
case 2:
return 8 * MiB;
default:
return pci_read_config16(HOST_BRIDGE, EXT_TSEG_MBYTES) * MiB;
}
}
void smm_region(uintptr_t *start, size_t *size)
{
uint8_t esmramc = pci_read_config8(HOST_BRIDGE, ESMRAMC);
*size = decode_tseg_size(esmramc);
*start = qemu_get_memory_size() * KiB - *size;
printk(BIOS_SPEW, "SMM_BASE: 0x%08lx, SMM_SIZE: %zu MiB\n", *start, *size / MiB);
}
void smm_open(void)
{
/* Set D_OPEN */
if (CONFIG(SMM_ASEG))
pci_write_config8(HOST_BRIDGE, SMRAMC, D_OPEN | G_SMRAME | C_BASE_SEG);
if (CONFIG(SMM_TSEG))
pci_and_config8(HOST_BRIDGE, ESMRAMC, ~T_EN);
}
void smm_close(void)
{
/* Clear D_OPEN */
if (CONFIG(SMM_ASEG))
pci_write_config8(HOST_BRIDGE, SMRAMC, G_SMRAME | C_BASE_SEG);
if (CONFIG(SMM_TSEG))
pci_or_config8(HOST_BRIDGE, ESMRAMC, T_EN);
}
void smm_lock(void)
{
/*
* LOCK the SMM memory window and enable normal SMM.
* After running this function, only a full reset can
* make the SMM registers writable again.
*/
printk(BIOS_DEBUG, "Locking SMM.\n");
pci_write_config8(HOST_BRIDGE, SMRAMC, D_LCK | G_SMRAME | C_BASE_SEG);
}
|
