blob: 776e05166b53491fd79c695c6b8a9f3cbffd9ffe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*
* This file is part of the coreboot project.
*
* Copyright 2014 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <memlayout.h>
#include <arch/header.ld>
/*
* Memory map for qemu vexpress-a9 since
* 6ec1588e09770ac7e9c60194faff6101111fc7f0 (Jul 2014):
*
* 0x0000_0000: NOR flash
* 0x1000_0000: I/O map address
* 0x6000_0000: RAM
*/
/*
* This map is designed to work with new qemu vexpress memory layout and
* with -bios option which neatly puts coreboot into flash and so payloads
* can find CBFS and we don't risk overwriting CBFS.
*
* Prior to Jul 2014 qemu aliased 0 to begining of RAM instead of flash
* and -bios was unusable as $pc pointed to 0 which was zero-filled as a
* workaround we suggested using -kernel but this still had all the issues
* of having fake-ROM in RAM. In fact it was even worse as fake ROM ends
* up exactly at addresses needed to load Linux.
*/
SECTIONS
{
/* TODO: does this thing emulate SRAM? */
BOOTBLOCK(0x00000, 64K)
DRAM_START(0x60000000)
STACK(0x60000000, 64K)
ROMSTAGE(0x60010000, 128K)
RAMSTAGE(0x60030000, 16M)
/* TODO: Implement MMU support and move TTB to a better location. */
TTB(0x61030000, 16K)
}
|
