1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <cbmem.h>
#include <symbols.h>
#include <device/device.h>
#include <bootmem.h>
#include <mainboard/addressmap.h>
void bootmem_platform_add_ranges(void)
{
bootmem_add_range((uintptr_t)_bl31, REGION_SIZE(bl31), BM_MEM_BL31);
}
static void mainboard_enable(struct device *dev)
{
}
struct chip_operations mainboard_ops = {
.enable_dev = mainboard_enable,
};
struct chip_operations mainboard_emulation_qemu_aarch64_ops = { };
static void qemu_aarch64_domain_read_resources(struct device *dev)
{
struct resource *res;
int index = 0;
/* Initialize the system-wide I/O space constraints. */
res = new_resource(dev, index++);
res->limit = 0xffff;
res->flags = IORESOURCE_IO | IORESOURCE_ASSIGNED;
/* Initialize the system-wide memory resources constraints. */
res = new_resource(dev, index++);
res->base = VIRT_PCIE_LOW_MMIO_BASE;
res->limit = VIRT_PCIE_LOW_MMIO_LIMIT;
res->flags = IORESOURCE_MEM | IORESOURCE_ASSIGNED;
res = new_resource(dev, index++);
res->base = VIRT_PCIE_HIGH_MMIO_BASE;
res->limit = VIRT_PCIE_HIGH_MMIO_LIMIT;
res->flags = IORESOURCE_MEM | IORESOURCE_ASSIGNED;
mmio_range(dev, index++, VIRT_PCIE_ECAM_BASE, VIRT_PCIE_ECAM_SIZE);
ram_from_to(dev, index++, (uintptr_t)_dram, cbmem_top());
}
struct device_operations qemu_aarch64_pci_domain_ops = {
.read_resources = qemu_aarch64_domain_read_resources,
.set_resources = pci_domain_set_resources,
.scan_bus = pci_host_bridge_scan_bus,
};
|
