1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
#include <arch/romcc_io.h>
static void mch_reset(void)
{
return;
}
static void mainboard_set_e7520_pll(unsigned bits)
{
return;
}
static void mainboard_set_e7520_leds(void)
{
return;
}
static void mainboard_set_ich5(void)
{
/* coma is 0x3f8 , comb is 0x2f8*/
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xe0, 0x10);
/* enable decoding of various devices */
pci_write_config16(PCI_DEV(0, 0x1f, 0), 0xe6, 0x140f);
/* 1M flash */
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xe3, 0xc0);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xf0, 0x0);
/* disable certain devices -- see data sheet -- this is from
* dell settings via lspci
* Note that they leave SMBUS disabled -- 8f6f.
* we leave it enabled and visible in config space -- 8f66
*/
pci_write_config16(PCI_DEV(0, 0x1f, 0), 0xf2, 0x8f66);
/* GPIOs -- needed, possibly, for SPD */
pci_write_config32(PCI_DEV(0, 0x1f, 0), 0x58, 0x881);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0x5c, 0x10);
/* now the fun begins ... enable the GPIOs as done on factory */
/* factory config from IO ports
* It has a few more things enabled than default!
*/
outl(0x1ae0f183, 0x880);
outl(0x1b00ffff, 0x884);
outl(0x131f0000, 0x88c);
outl(0x00000000, 0x894);
outl(0x00040000, 0x898);
outl(0x00000000, 0x8a4);
outl(0x00000000, 0x8a8);
outl(0x000031c0, 0x8ac);
outl(0x00000007, 0x8b0);
outl(0x00000304, 0x8b4);
outl(0x00030303, 0x8b8);
}
|
