aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/compulab/intense_pc/devicetree.cb
blob: 6fa9e8357d4ad47bcbd2bbc909949076ff9f96dd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
# This file is part of the coreboot project.
#
# Copyright (C) 2017 Hal Martin <hal.martin@gmail.com>
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.

chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
	register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
	register "gfx.link_frequency_270_mhz" = "1"
	register "gfx.ndid" = "3"
	register "gfx.use_spread_spectrum_clock" = "0"
	register "gpu_cpu_backlight" = "0x00000000"
	register "gpu_dp_b_hotplug" = "4"
	register "gpu_dp_c_hotplug" = "4"
	register "gpu_dp_d_hotplug" = "4"
	register "gpu_panel_port_select" = "0"
	register "gpu_panel_power_backlight_off_delay" = "0"
	register "gpu_panel_power_backlight_on_delay" = "0"
	register "gpu_panel_power_cycle_delay" = "4"
	register "gpu_panel_power_down_delay" = "0"
	register "gpu_panel_power_up_delay" = "0"
	register "gpu_pch_backlight" = "0x00000000"
	device cpu_cluster 0x0 on
		chip cpu/intel/model_206ax # FIXME: check all registers
			register "c1_acpower" = "1"
			register "c1_battery" = "1"
			register "c2_acpower" = "3"
			register "c2_battery" = "3"
			register "c3_acpower" = "5"
			register "c3_battery" = "5"
			device lapic 0x0 on end
			device lapic 0xacac off end
		end
	end
	device domain 0x0 on
		chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
			register "c2_latency" = "0x0065"
			register "docking_supported" = "1"
			register "gen1_dec" = "0x0000164d"
			register "gen2_dec" = "0x000c0681"
			register "gen3_dec" = "0x000406f1"
			register "gen4_dec" = "0x000c06a1"
			register "gpi7_routing" = "2"
			register "pcie_hotplug_map" = "{ 0, 0, 0, 0, 0, 0, 0, 0 }"
			register "pcie_port_coalesce" = "1"
			register "sata_interface_speed_support" = "0x3"
			# Intense PC SATA portmap:
			# Port 0: internal 2.5" bay
			# Port 1: optional FACE module
			# Port 2: rear eSATA
			# Port 3: rear eSATA
			# Port 4: mSATA
			# Port 5: optional FACE module
			# enable ALL ports (FACE module REQUIRED for ports 1&5)
			register "sata_port_map" = "0x3f"
			# enable ONLY ports present on stock MintBox/Intense PC
			#register "sata_port_map" = "0x1d"
			register "superspeed_capable_ports" = "0x0000000f"
			register "xhci_overcurrent_mapping" = "0x00000c03"
			register "xhci_switchable_ports" = "0x0000000f"
			register "spi_uvscc" = "0x2005"
			register "spi_lvscc" = "0x2005"

			# USB 3.0 Controller
			device pci 14.0 on
				subsystemid 0x8086 0x7270
			end

			# Management Engine Interface 1
			device pci 16.0 off
			end

			# Management Engine Interface 2
			device pci 16.1 off
			end

			# Management Engine IDE-R
			device pci 16.2 off
			end

			# Management Engine KT
			device pci 16.3 off
			end

			# Intel Gigabit Ethernet
			device pci 19.0 on
			end

			# USB2 EHCI #2
			device pci 1a.0 on
				subsystemid 0x8086 0x7270
			end

			# High Definition Audio Audio controller
			device pci 1b.0 on
				subsystemid 0x8086 0x7270
			end

			# PCIe Port #1
			device pci 1c.0 on
				subsystemid 0x8086 0x7270
			end

			# PCIe Port #2
			device pci 1c.1 on
				subsystemid 0x8086 0x7270
			end

			# PCIe Port #3
			device pci 1c.2 on
				subsystemid 0x8086 0x7270
			end

			# PCIe Port #4
			device pci 1c.3 off
			end

			# PCIe Port #5
			device pci 1c.4 on
				subsystemid 0x8086 0x7270
			end

			# PCIe Port #6
			device pci 1c.5 off
			end

			# PCIe Port #7
			device pci 1c.6 off
			end

			# PCIe Port #8
			device pci 1c.7 off
			end

			# USB2 EHCI #1
			device pci 1d.0 on
				subsystemid 0x8086 0x7270
			end

			# PCI bridge
			device pci 1e.0 off
			end

			# LPC bridge PCI-LPC bridge
			device pci 1f.0 on
				subsystemid 0x8086 0x7270
			end

			# SATA Controller 1
			device pci 1f.2 on
				subsystemid 0x8086 0x7270
			end

			# SMBus
			device pci 1f.3 on
				subsystemid 0x8086 0x7270
			end

			# SATA Controller 2
			device pci 1f.5 off
			end

			# Thermal Unsupported PCI device 8086:1e24
			device pci 1f.6 on
				subsystemid 0x8086 0x7270
			end
		end

		# Host bridge Host bridge
		device pci 00.0 on
			subsystemid 0x8086 0x2010
		end

		# PCIe Bridge for discrete graphics PCI device 8086:0151
		device pci 01.0 on
			subsystemid 0x8086 0x2010
		end

		# Internal graphics VGA controller
		device pci 02.0 on
			subsystemid 0x8086 0x2211
		end

		# Unsupported PCI device 8086:0155
		device pci 01.1 on
			subsystemid 0x8086 0x2010
		end
	end
end