summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/padmelon/devicetree.cb
blob: fa83d106ca8b581076ea32696315cfb4df40cc9f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
#
# This file is part of the coreboot project.
#
# Copyright (C) 2015-2017 Advanced Micro Devices, Inc.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
chip soc/amd/stoneyridge

	register "spd_addr_lookup" = "
	{
#if CONFIG(AMD_APU_MERLINFALCON)
		{ {0xA0, 0x00}, {0xA4, 0x00} }, // socket 0 - Channel 0 & 1, slot 0
#else
		{ {0xA0, 0x00} }, // socket 0 - Channel 0, slot 0
#endif
	}"

	register "uma_mode" = "UMAMODE_AUTO_LEGACY"

	device cpu_cluster 0 on
		device lapic 10 on end
	end

	device domain 0 on
		subsystemid 0x1022 0x1410 inherit
		device pci 0.0 on  end # Root Complex
		device pci 1.0 on  end # Internal Graphics P2P bridge 0x9874
		device pci 1.1 on  end # Internal Multimedia
		device pci 2.0 on  end # PCIe Host Bridge
		device pci 2.1 on  end # mini PCIe slot x1
		device pci 2.3 on  end # LAN RTL8111F
		device pci 2.4 on  end # LAN RTL8111F
		device pci 3.0 on  end # GFX host bridge
		device pci 8.0 on  end # PSP
		device pci 9.0 on  end # HDA
		device pci 9.2 on  end # HDA
		device pci 10.0 on  end # USB xHCI
		device pci 11.0 on  end # SATA
		device pci 12.0 on  end # USB EHCI
		device pci 14.0 on      # SM
			chip drivers/generic/generic #dimm 0-0-0
				device i2c 50 on end
			end
			chip drivers/generic/generic #dimm 0-1-0
				device i2c 52 on end
			end
		end # SM
		device pci 14.3 on      # LPC	0x439d
			chip superio/fintek/f81803a
				device pnp 4e.1 on      # COM1
					io 0x60 = 0x3f8
					irq 0x70 = 4
				end
				device pnp 4e.2 on      # COM2
					io 0x60 = 0x2f8
					irq 0x70 = 3
				end
				device pnp 4e.4 on	# HWM
					io 0x60 = 0x220
					irq 0x70 = 0
				end
				device pnp 4e.5 off end	# KBC
				device pnp 4e.6 off end # GPIO
				device pnp 4e.7 off end # WDT
				device pnp 4e.a off end # PME
			end # f81803a
		end # LPC
		device pci 14.7 on  end # SD
		device pci 18.0 on  end
		device pci 18.1 on  end
		device pci 18.2 on  end
		device pci 18.3 on  end
		device pci 18.4 on  end
		device pci 18.5 on  end
	end #domain
end #soc/amd/stoneyridge