blob: a9c9aa0f4e9158305ed54b8d4d856e1f7af90400 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
#ifndef _CPU_AMD_CAR_H
#define _CPU_AMD_CAR_H
#include <arch/cpu.h>
void asmlinkage mainboard_romstage_entry(unsigned long bist);
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx);
void done_cache_as_ram_main(void);
void post_cache_as_ram(void);
void cache_as_ram_switch_stack(void *stacktop);
void cache_as_ram_new_stack(void);
#if CONFIG_CPU_AMD_AGESA || CONFIG_CPU_AMD_PI
void disable_cache_as_ram(void);
#endif
#endif
|