blob: 518e7caadab05452aacd4d72b6b7b371e252e9d3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
config DRIVERS_UART
bool
default y if CONSOLE_SERIAL
default n
config DRIVERS_UART_8250IO
bool "Serial port on SuperIO"
depends on !ARCH_ARM
default n if NO_UART_ON_SUPERIO
default y if ARCH_X86
config DRIVERS_UART_8250IO_SKIP_INIT
def_bool n
depends on DRIVERS_UART_8250IO
# Select this for mainboard without SuperIO serial port.
config NO_UART_ON_SUPERIO
def_bool n
config UART_OVERRIDE_INPUT_CLOCK_DIVIDER
boolean
default n
help
Set to "y" when the platform overrides the uart_input_clock_divider
routine.
config UART_OVERRIDE_REFCLK
boolean
default n
help
Set to "y" when the platform overrides the uart_platform_refclk
routine.
config DRIVERS_UART_8250MEM
bool
default n
config DRIVERS_UART_8250MEM_32
bool
default n
select DRIVERS_UART_8250MEM
config HAVE_UART_SPECIAL
bool
default n
config DRIVERS_UART_OXPCIE
bool "Oxford OXPCIe952"
default n
depends on PCI
select DRIVERS_UART_8250MEM
select EARLY_PCI_BRIDGE
select UART_OVERRIDE_REFCLK
help
Support for Oxford OXPCIe952 serial port PCIe cards.
Currently only devices with the vendor ID 0x1415 and device ID
0xc158 or 0xc11b will work.
config DRIVERS_UART_PL011
bool
default n
select HAVE_UART_SPECIAL
config UART_USE_REFCLK_AS_INPUT_CLOCK
bool
default n
help
Use uart_platform_refclk to specify the input clock value.
config UART_PCI_ADDR
hex "UART's PCI bus, device, function address"
default 0x0
help
Specify zero if the UART is connected to another bus type.
For PCI based UARTs, build the value as:
* 1 << 31 - Valid bit, PCI UART in use
* Bus << 20
* Device << 15
* Function << 12
|
