summaryrefslogtreecommitdiff
path: root/src/drivers/spi/stmicro.c
blob: 62755f4a016b51731b6ab7cc4cfaff982ccdf192 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
/*
 * This file is part of the coreboot project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <console/console.h>
#include <commonlib/helpers.h>
#include <spi_flash.h>
#include <spi-generic.h>
#include <string.h>

#include "spi_flash_internal.h"

/* M25Pxx-specific commands */
#define CMD_M25PXX_WREN		0x06	/* Write Enable */
#define CMD_M25PXX_WRDI		0x04	/* Write Disable */
#define CMD_M25PXX_RDSR		0x05	/* Read Status Register */
#define CMD_M25PXX_WRSR		0x01	/* Write Status Register */
#define CMD_M25PXX_READ		0x03	/* Read Data Bytes */
#define CMD_M25PXX_FAST_READ	0x0b	/* Read Data Bytes at Higher Speed */
#define CMD_M25PXX_PP		0x02	/* Page Program */
#define CMD_M25PXX_SSE		0x20	/* Subsector Erase */
#define CMD_M25PXX_SE		0xd8	/* Sector Erase */
#define CMD_M25PXX_BE		0xc7	/* Bulk Erase */
#define CMD_M25PXX_DP		0xb9	/* Deep Power-down */
#define CMD_M25PXX_RES		0xab	/* Release from DP, and Read Signature */

/*
 * Device ID = (memory_type << 8) + memory_capacity
 */
#define STM_ID_M25P10		0x2011
#define STM_ID_M25P20		0x2012
#define STM_ID_M25P40		0x2013
#define STM_ID_M25P80		0x2014
#define STM_ID_M25P16		0x2015
#define STM_ID_M25P32		0x2016
#define STM_ID_M25P64		0x2017
#define STM_ID_M25P128		0x2018
#define STM_ID_M25PX80		0x7114
#define STM_ID_M25PX16		0x7115
#define STM_ID_M25PX32		0x7116
#define STM_ID_M25PX64		0x7117
#define STM_ID_M25PE80		0x8014
#define STM_ID_M25PE16		0x8015
#define STM_ID_M25PE32		0x8016
#define STM_ID_M25PE64		0x8017
#define STM_ID_N25Q016__3E	0xba15
#define STM_ID_N25Q032__3E	0xba16
#define STM_ID_N25Q064__3E	0xba17
#define STM_ID_N25Q128__3E	0xba18
#define STM_ID_N25Q256__3E	0xba19
#define STM_ID_N25Q016__1E	0xbb15
#define STM_ID_N25Q032__1E	0xbb16
#define STM_ID_N25Q064__1E	0xbb17
#define STM_ID_N25Q128__1E	0xbb18
#define STM_ID_N25Q256__1E	0xbb19

static const struct spi_flash_part_id flash_table_se32k[] = {
	{
		.id = STM_ID_M25P10,
		.name = "M25P10",
		.nr_sectors_shift = 2,
	},
};

static const struct spi_flash_part_id flash_table_se64k[] = {
	{
		.id = STM_ID_M25P16,
		.name = "M25P16",
		.nr_sectors_shift = 5,
	},
	{
		.id = STM_ID_M25P20,
		.name = "M25P20",
		.nr_sectors_shift = 2,
	},
	{
		.id = STM_ID_M25P32,
		.name = "M25P32",
		.nr_sectors_shift = 6,
	},
	{
		.id = STM_ID_M25P40,
		.name = "M25P40",
		.nr_sectors_shift = 3,
	},
	{
		.id = STM_ID_M25P64,
		.name = "M25P64",
		.nr_sectors_shift = 7,
	},
	{
		.id = STM_ID_M25P80,
		.name = "M25P80",
		.nr_sectors_shift = 4,
	},
	{
		.id = STM_ID_M25PX80,
		.name = "M25PX80",
		.nr_sectors_shift = 4,
	},
	{
		.id = STM_ID_M25PX16,
		.name = "M25PX16",
		.nr_sectors_shift = 5,
	},
	{
		.id = STM_ID_M25PX32,
		.name = "M25PX32",
		.nr_sectors_shift = 6,
	},
	{
		.id = STM_ID_M25PX64,
		.name = "M25PX64",
		.nr_sectors_shift = 7,
	},
	{
		.id = STM_ID_M25PE80,
		.name = "M25PE80",
		.nr_sectors_shift = 4,
	},
	{
		.id = STM_ID_M25PE16,
		.name = "M25PE16",
		.nr_sectors_shift = 5,
	},
	{
		.id = STM_ID_M25PE32,
		.name = "M25PE32",
		.nr_sectors_shift = 6,
	},
	{
		.id = STM_ID_M25PE64,
		.name = "M25PE64",
		.nr_sectors_shift = 7,
	},
};

static const struct spi_flash_part_id flash_table_se256k[] = {
	{
		.id = STM_ID_M25P128,
		.name = "M25P128",
		.nr_sectors_shift = 6,
	},
};

static const struct spi_flash_part_id flash_table_sse[] = {
	{
		.id = STM_ID_N25Q016__3E,
		.name = "N25Q016..3E",
		.nr_sectors_shift = 9,
	},
	{
		.id = STM_ID_N25Q032__3E,
		.name = "N25Q032..3E",
		.nr_sectors_shift = 10,
	},
	{
		.id = STM_ID_N25Q064__3E,
		.name = "N25Q064..3E",
		.nr_sectors_shift = 11,
	},
	{
		.id = STM_ID_N25Q128__3E,
		.name = "N25Q128..3E",
		.nr_sectors_shift = 12,
	},
	{
		.id = STM_ID_N25Q256__3E,
		.name = "N25Q256..3E",
		.nr_sectors_shift = 13,
	},
	{
		.id = STM_ID_N25Q016__1E,
		.name = "N25Q016..1E",
		.nr_sectors_shift = 9,
	},
	{
		.id = STM_ID_N25Q032__1E,
		.name = "N25Q032..1E",
		.nr_sectors_shift = 10,
	},
	{
		.id = STM_ID_N25Q064__1E,
		.name = "N25Q064..1E",
		.nr_sectors_shift = 11,
	},
	{
		.id = STM_ID_N25Q128__1E,
		.name = "N25Q128..1E",
		.nr_sectors_shift = 12,
	},
	{
		.id = STM_ID_N25Q256__1E,
		.name = "N25Q256..1E",
		.nr_sectors_shift = 13,
	},
};

int stmicro_release_deep_sleep_identify(const struct spi_slave *spi, u8 *idcode)
{
	if (spi_flash_cmd(spi, CMD_M25PXX_RES, idcode, 4))
		return -1;

	/* Assuming ST parts identify with 0x1X to release from deep
	   power down and read electronic signature. */
	if ((idcode[3] & 0xf0) != 0x10)
		return -1;

	/* Fix up the idcode to mimic rdid jedec instruction. */
	idcode[0] = 0x20;
	idcode[1] = 0x20;
	idcode[2] = idcode[3] + 1;

	return 0;
}

const struct spi_flash_vendor_info spi_flash_stmicro1_vi = {
	.id = VENDOR_ID_STMICRO,
	.page_size_shift = 8,
	.sector_size_kib_shift = 5,
	.match_id_mask = 0xffff,
	.ids = flash_table_se32k,
	.nr_part_ids = ARRAY_SIZE(flash_table_se32k),
	.desc = &spi_flash_pp_0xd8_sector_desc,
};

const struct spi_flash_vendor_info spi_flash_stmicro2_vi = {
	.id = VENDOR_ID_STMICRO,
	.page_size_shift = 8,
	.sector_size_kib_shift = 6,
	.match_id_mask = 0xffff,
	.ids = flash_table_se64k,
	.nr_part_ids = ARRAY_SIZE(flash_table_se64k),
	.desc = &spi_flash_pp_0xd8_sector_desc,
};

const struct spi_flash_vendor_info spi_flash_stmicro3_vi = {
	.id = VENDOR_ID_STMICRO,
	.page_size_shift = 8,
	.sector_size_kib_shift = 8,
	.match_id_mask = 0xffff,
	.ids = flash_table_se256k,
	.nr_part_ids = ARRAY_SIZE(flash_table_se256k),
	.desc = &spi_flash_pp_0xd8_sector_desc,
};

const struct spi_flash_vendor_info spi_flash_stmicro4_vi = {
	.id = VENDOR_ID_STMICRO,
	.page_size_shift = 8,
	.sector_size_kib_shift = 2,
	.match_id_mask = 0xffff,
	.ids = flash_table_sse,
	.nr_part_ids = ARRAY_SIZE(flash_table_sse),
	.desc = &spi_flash_pp_0x20_sector_desc,
};