blob: ef4c7e3095640be2a807414febe744c024f1e064 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include <soc/pci_devs.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <timer.h>
#include "ptt.h"
#define PCI_ME_HFSTS4 0x64
#define PTT_ENABLE (1 << 19)
/* Dump Intel ME register */
static uint32_t read_register(int reg_addr)
{
if (!PCH_DEV_CSE)
return 0xFFFFFFFF;
return pci_read_config32(PCH_DEV_CSE, reg_addr);
}
/*
* ptt_active()
*
* Check if PTT Flag is set - so that PTT is active.
*
* Return true if active, false otherwise.
*/
bool ptt_active(void)
{
uint32_t fwsts4 = read_register(PCI_ME_HFSTS4);
if (fwsts4 == 0xFFFFFFFF)
return false;
if ((fwsts4 & PTT_ENABLE) == 0) {
printk(BIOS_DEBUG, "Intel ME Establishment bit not valid.\n");
return false;
}
return true;
}
|
